A Negative Conductance Voltage Gain Enhancement Technique for Low Voltage High Speed CMOS Op Amp Design

نویسندگان

  • Jie Yan
  • Randall L. Geiger
چکیده

A new circuit technique for voltage gain enhancement in CMOS op amp design suitable for low voltage and high speed operation is presented in this paper. A negative conductance is used to cancel the positive output conductance of an amplifier thereby reducing the total equivalent output conductance and increasing the voltage gain of the amplifier. The negative conductance is derived from the output conductance of a transistor, as opposed to a transconductance or some other parameters, to enhance tracking over process and environment variations. A single stage CMOS op amp was designed using this technique that achieved a simulated DC gain of 83dB.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Novel Low Voltage, Low Power and High Gain Operational Amplifier Using Negative Resistance and Self Cascode Transistors

In this work a low power, low voltage and high gain operational amplifier is proposed. For this purpose a negative resistance structure is used in parallel with output to improve the achievable gain. Because of using self cascode transistors in the output, the proposed structure remains approximately constant in a relatively large output voltage swing causing an invariable gain. To evaluate the...

متن کامل

Design High Speed, Low Noise, Low Power Two Stage Cmos Operational Amplifier

The objective of this paper is to design a Low-Voltage, Low-Power and High-Gain Operational Amplifier used for high speed compensated CMOS op-amp which specifies open loop circuit parameters to obtain enhanced gain, settling time and closed loop stability An Op-Amp is designed in a 0.18 μm standard digital CMOS Technology The low noise high speed Op-Amp is designed using 180nm CMOS technology a...

متن کامل

Low Power Low Voltage CMOS Mixed Signal Operational Amplifier

Abstract: This paper presents a new methodology for design of high speed CMOS operational amplifier in Sub-micron region. The opamp uses a compensation technique which increases the unity gain frequency and phase margin simultaneously. The CMOS op-amp presented in this paper works on 1.5V designed in 65nm standard CMOS technology. It exhibits 86dB DC gain. With load of 5pF, the unity gain frequ...

متن کامل

Fast-settling CMOS operational amplifiers with negative conductance voltage gain enhancement

Negative conductance voltage gain enhancement techniques which substantially increases the dc gain of an operational amplifier without degrading speed are discussed. Three fully differential CMOS op amps using the negative conductance gain enhancement technique are presented. Simulations show that for a 0.35um CMOS technology with a power supply of 3V, a dc gain of more than 94dB is achievable ...

متن کامل

A 0.6v Ultra Low Voltage Operational Amplifier

A technique for low-voltage CMOS analog circuit design is presented in this paper. In this technique, voltage sources are added in series with the gates of the MOS transistors to lower the effective threshold voltages of the transistors. With the lowered effective threshold voltage, it is possible to build a host of analog circuit that operates with a decreased supply voltage. A 0.6V ultra-low ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000